forked from CTCaer/hekate
bdk: vic: ease stress to APB when enabling VIC clk
This commit is contained in:
parent
1bef259571
commit
c0cc9c9f4f
@ -536,9 +536,15 @@ int vic_compose()
|
|||||||
|
|
||||||
int vic_init()
|
int vic_init()
|
||||||
{
|
{
|
||||||
|
// Ease the stress to APB.
|
||||||
|
bpmp_freq_t prev_fid = bpmp_clk_rate_set(BPMP_CLK_NORMAL);
|
||||||
|
|
||||||
clock_enable_host1x();
|
clock_enable_host1x();
|
||||||
clock_enable_vic();
|
clock_enable_vic();
|
||||||
|
|
||||||
|
// Restore sys clock.
|
||||||
|
bpmp_clk_rate_set(prev_fid);
|
||||||
|
|
||||||
// Load Fetch Control Engine microcode.
|
// Load Fetch Control Engine microcode.
|
||||||
for (u32 i = 0; i < sizeof(vic_fce_ucode) / sizeof(u32); i++)
|
for (u32 i = 0; i < sizeof(vic_fce_ucode) / sizeof(u32); i++)
|
||||||
{
|
{
|
||||||
|
Loading…
Reference in New Issue
Block a user