forked from CTCaer/hekate
loader: refactor
This commit is contained in:
parent
c86554e954
commit
24795891ec
@ -30,7 +30,7 @@ CUSTOMDEFINES := -DBL_MAGIC=$(IPL_MAGIC)
|
|||||||
CUSTOMDEFINES += -DBL_VER_MJ=$(BLVERSION_MAJOR) -DBL_VER_MN=$(BLVERSION_MINOR) -DBL_VER_HF=$(BLVERSION_HOTFX) -DBL_RESERVED=$(BLVERSION_RSVD)
|
CUSTOMDEFINES += -DBL_VER_MJ=$(BLVERSION_MAJOR) -DBL_VER_MN=$(BLVERSION_MINOR) -DBL_VER_HF=$(BLVERSION_HOTFX) -DBL_RESERVED=$(BLVERSION_RSVD)
|
||||||
|
|
||||||
#TODO: Considering reinstating some of these when pointer warnings have been fixed.
|
#TODO: Considering reinstating some of these when pointer warnings have been fixed.
|
||||||
WARNINGS := -Wall -Wno-array-bounds -Wno-stringop-overflow
|
WARNINGS := -Wall -Wsign-compare -Wno-array-bounds -Wno-stringop-overflow
|
||||||
|
|
||||||
ARCH := -march=armv4t -mtune=arm7tdmi -mthumb-interwork
|
ARCH := -march=armv4t -mtune=arm7tdmi -mthumb-interwork
|
||||||
CFLAGS = $(ARCH) -O2 -g -nostdlib -ffunction-sections -fdata-sections -fomit-frame-pointer -std=gnu11 $(WARNINGS) $(CUSTOMDEFINES)
|
CFLAGS = $(ARCH) -O2 -g -nostdlib -ffunction-sections -fdata-sections -fomit-frame-pointer -std=gnu11 $(WARNINGS) $(CUSTOMDEFINES)
|
||||||
|
@ -15,6 +15,14 @@ SECTIONS {
|
|||||||
*(.rodata*);
|
*(.rodata*);
|
||||||
*(._payload_00);
|
*(._payload_00);
|
||||||
*(._payload_01);
|
*(._payload_01);
|
||||||
|
|
||||||
|
/*
|
||||||
|
* To mitigate bad injectors/chainloaders,
|
||||||
|
* miss-align binary size to account for version info.
|
||||||
|
* !If version text is not appended, then use ". = ALIGN(4)"!
|
||||||
|
*/
|
||||||
|
data_end_ua = .;
|
||||||
|
. = ((data_end_ua + 0x6 + 4 - 1) & ~(4 - 1)) - 6;
|
||||||
}
|
}
|
||||||
__ldr_end = .;
|
__ldr_end = .;
|
||||||
. = ALIGN(0x10);
|
. = ALIGN(0x10);
|
||||||
|
@ -60,39 +60,40 @@ const volatile char __attribute__((section ("._octopus"))) octopus[] =
|
|||||||
void loader_main()
|
void loader_main()
|
||||||
{
|
{
|
||||||
// Preliminary BPMP clocks init.
|
// Preliminary BPMP clocks init.
|
||||||
CLOCK(CLK_RST_CONTROLLER_CLK_SYSTEM_RATE) = 0x10; // Set HCLK div to 2 and PCLK div to 1.
|
CLOCK(CLK_RST_CONTROLLER_CLK_SYSTEM_RATE) = 0x10; // Set HCLK div to 2 and PCLK div to 1.
|
||||||
CLOCK(CLK_RST_CONTROLLER_CLK_SOURCE_SYS) = 0; // Set SCLK div to 1.
|
CLOCK(CLK_RST_CONTROLLER_CLK_SOURCE_SYS) = 0; // Set SCLK div to 1.
|
||||||
CLOCK(CLK_RST_CONTROLLER_SCLK_BURST_POLICY) = 0x20004444; // Set clk source to Run and PLLP_OUT2 (204MHz).
|
CLOCK(CLK_RST_CONTROLLER_SCLK_BURST_POLICY) = 0x20004444; // Set clk source to Run and PLLP_OUT2 (204MHz).
|
||||||
CLOCK(CLK_RST_CONTROLLER_SUPER_SCLK_DIVIDER) = 0x80000000; // Enable SUPER_SDIV to 1.
|
CLOCK(CLK_RST_CONTROLLER_SUPER_SCLK_DIVIDER) = 0x80000000; // Enable SUPER_SDIV to 1.
|
||||||
CLOCK(CLK_RST_CONTROLLER_CLK_SYSTEM_RATE) = 2; // Set HCLK div to 1 and PCLK div to 3.
|
CLOCK(CLK_RST_CONTROLLER_CLK_SYSTEM_RATE) = 2; // Set HCLK div to 1 and PCLK div to 3.
|
||||||
CLOCK(CLK_RST_CONTROLLER_SCLK_BURST_POLICY) = 0x20003333; // Set SCLK to PLLP_OUT (408MHz).
|
CLOCK(CLK_RST_CONTROLLER_SCLK_BURST_POLICY) = 0x20003333; // Set SCLK to PLLP_OUT (408MHz).
|
||||||
|
|
||||||
// Get Loader and Payload size.
|
// Get Payload size.
|
||||||
u32 payload_size = sizeof(payload_00) + sizeof(payload_01); // Actual payload size.
|
u32 payload_size = sizeof(payload_00) + sizeof(payload_01); // Actual payload size.
|
||||||
payload_size += (u32)payload_01 - (u32)payload_00 - sizeof(payload_00); // Add array alignment.
|
payload_size += (u32)payload_01 - (u32)payload_00 - sizeof(payload_00); // Add compiler alignment.
|
||||||
|
payload_size = ALIGN(payload_size, 4); // Align size to 4 bytes.
|
||||||
u32 *payload_addr = (u32 *)payload_00;
|
u32 *payload_addr = (u32 *)payload_00;
|
||||||
|
|
||||||
// Relocate payload to a safer place.
|
// Relocate payload to a safer place.
|
||||||
u32 bytes = ALIGN(payload_size, 4) >> 2;
|
u32 words = payload_size >> 2;
|
||||||
u32 *addr = payload_addr + bytes - 1;
|
u32 *src = payload_addr + words - 1;
|
||||||
u32 *dst = (u32 *)(IPL_RELOC_TOP - 4);
|
u32 *dst = (u32 *)(IPL_RELOC_TOP - 4);
|
||||||
while (bytes)
|
while (words)
|
||||||
{
|
{
|
||||||
*dst = *addr;
|
*dst = *src;
|
||||||
|
src--;
|
||||||
dst--;
|
dst--;
|
||||||
addr--;
|
words--;
|
||||||
bytes--;
|
|
||||||
}
|
}
|
||||||
|
|
||||||
// Set source address of the first part.
|
// Set source address of the first part.
|
||||||
u8 *src_addr = (void *)(IPL_RELOC_TOP - ALIGN(payload_size, 4));
|
u8 *src_addr = (void *)(IPL_RELOC_TOP - payload_size);
|
||||||
// Uncompress first part.
|
// Uncompress first part.
|
||||||
u32 dst_pos = LZ_Uncompress((const u8 *)src_addr, (u8*)IPL_LOAD_ADDR, sizeof(payload_00));
|
u32 dst_pos = LZ_Uncompress((const u8 *)src_addr, (u8 *)IPL_LOAD_ADDR, sizeof(payload_00));
|
||||||
|
|
||||||
// Set source address of the second part. Includes array alignment.
|
// Set source address of the second part. Includes compiler alignment.
|
||||||
src_addr += (u32)payload_01 - (u32)payload_00;
|
src_addr += (u32)payload_01 - (u32)payload_00;
|
||||||
// Uncompress second part.
|
// Uncompress second part.
|
||||||
LZ_Uncompress((const u8 *)src_addr, (u8*)IPL_LOAD_ADDR + dst_pos, sizeof(payload_01));
|
LZ_Uncompress((const u8 *)src_addr, (u8 *)IPL_LOAD_ADDR + dst_pos, sizeof(payload_01));
|
||||||
|
|
||||||
// Copy over boot configuration storage.
|
// Copy over boot configuration storage.
|
||||||
memcpy((u8 *)(IPL_LOAD_ADDR + IPL_PATCHED_RELOC_SZ), &b_cfg, sizeof(boot_cfg_t));
|
memcpy((u8 *)(IPL_LOAD_ADDR + IPL_PATCHED_RELOC_SZ), &b_cfg, sizeof(boot_cfg_t));
|
||||||
|
Loading…
Reference in New Issue
Block a user